
تعداد نشریات | 32 |
تعداد شمارهها | 739 |
تعداد مقالات | 7,184 |
تعداد مشاهده مقاله | 11,742,826 |
تعداد دریافت فایل اصل مقاله | 8,062,384 |
Design and Simulation of an Efficient Quaternary Full-Adder Based on Carbon Nanotube Field Effect Transistor | ||
International Journal of Industrial Electronics Control and Optimization | ||
مقاله 7، دوره 7، شماره 2، مرداد 2024، صفحه 153-164 اصل مقاله (771.72 K) | ||
نوع مقاله: Research Articles | ||
شناسه دیجیتال (DOI): 10.22111/ieco.2024.47452.1519 | ||
نویسندگان | ||
Farzaneh Yousefzadeh Ahari؛ Mousa Yousefi* ؛ Khalil Monfaredi | ||
Department of Electronic Engineering, Faculty of Engineering, Azarbaijan Shahid Madani University, Tabriz, Iran | ||
چکیده | ||
The essential reason for implementing multilevel processing systems is to reduce the number of semiconductor elements and hence the complexity of system. Multilevel processing systems are realized much easier by carbon nanotube field effect transistors (CNTFET) than MOSFET transistors due to the CNTFET transistors' adjustable threshold voltage capabilities. In this paper, an efficient quaternary full-adder based on CNTFET technology is presented which consists of two half adder blocks, a quaternary decoder and a carry generator circuit. In the proposed architecture, the base-two and base-four circuit design techniques are combined to take the full advantages of both techniques namely simple implementation and low chip area occupation of the entire proposed quaternary full-adder. The proposed structure is evaluated using the Stanford 32nm CNTFET library in HSPICE software. The simulation results for the proposed full-adder structure utilizing a supply voltage of 0.9 volts, reveals the power consumption, propagation delay and energy index equal to 2.67 μW, 40 ps, and 10.68 aJ, respectively. | ||
کلیدواژهها | ||
Multilevel Processing System؛ Carbon Nanotube Field Effect Transistor (CNTFET)؛ Multiple-Valued Logic؛ Quaternary Full adder؛ Low Power Consumption | ||
مراجع | ||
[1] N. Yanamala, V. E. Kagan, and A. A. Shvedova, “Molecular modeling in structural nano-toxicology: Interactions of nano-particles with nano-machinery of cells," Advanced drug delivery reviews, Vol. 65: pp.2070-2077, 2013.
[2] S. Fakhari, N. H. Bastani, and M. H. Moaiyeri, “A lowpower and area-efficient quaternary adder based on CNTFET switching logic,” Analog Integrated Circuits and Signal Processing, Vol. 98, pp.221-232, 2019. [3] S. Lin, Y.-B. Kim, and F. Lombardi, “A novel CNTFET-based ternary logic gate design,” in 2009 52nd IEEE International Midwest Symposium on Circuits and Systems, 435-438, 2009. [4] M. H. Moaiyeri, R. F. Mirzaee, A. Doostaregan, K. Navi, and O. Hashemipour, “A universal method for designing low-power carbon nanotube FET-based multiple-valued logic circuits, “IET Computers & Digital Techniques, Vol. 7, pp.167-181, 2013. [5] S. Wind, J. Appenzeller, and P. Avouris, “Lateral scaling in carbon-nanotube field-effect transistors,” Physical Review Letters, vol. 91, pp.058301, 2003. [6] E. Dubrova, “Multiple-valued logic in VLSI: challenges and opportunities," in Proceedings of NORCHIP, pp.340-350, 1999. [7] M. H. Moaiyeri, R. F. Mirzaee, K. Navi, and O. Hashemipour, “Efficient CNTFET-based ternary fulladder cells for nanoelectronics," Nano-Micro Letters, Vol. 3: pp.43-50, 2011. [8] A. D. Zarandi, M. R. Reshadinezhad, and A. Rubio, “A Systematic Method to Design Efficient Ternary High Performance CNTFET-Based Logic Cells,” IEEE Access, Vol. 8: pp.58585-58593, 2020. [9] M. Shahangian, S. A. Hosseini, and R. F. Mirzaee, “A Universal Method for Designing Multi-Digit Ternary to Binary Converter Using CNTFET,” Journal of Circuits, Systems and Computers, p. 2050196, 2020. [10] M. J. Maleki, A. Mir, and M. Soroosh, “Designing an ultrafast all-optical full-adder based on nonlinear photonic crystal cavities,” Optical and Quantum Electronics, vol. 52, pp.1-11, 2020. [11] F. Pakrai, M. Soroosh, M. and J. Ganji, “A novel proposal for an all optical combined half-adder/subtractor,” Optical and Quantum Electronics, Vol.54, p.518, 2022. [12] M. J. Maleki, A. Mir, and M. Soroosh, “Design and analysis of a new compact all-optical full-adder based on photonic crystals," Optik, Vol. 227. p.166107, 2021. [13] M. J. Maleki, A. Mir, and M. Soroosh, “Ultra-fast alloptical full-adder based on nonlinear photonic crystal resonant cavities,” Photonic Network Communications, Vol. 41, pp. 93-101, 2021. [14] A. Rostami, A. Haddadpour, F. Nazari, and H. Alipour, "Proposal for an ultracompact tunable wavelengthdivision-multiplexing optical filter based on quasi-2D photonic crystals," Journal of Optics, Vol.12, p.015405, 2009. [15] F. Mehdizadeh, M. Soroosh, and H. Alipour‐Banaei, "Proposal for 4‐to‐2 optical encoder based on photonic crystals," IET Optoelectronics, Vol. 11, pp.29-35, 2017. [16] T. Daghooghi, M. Soroosh and K. Ansari-Asl, "A novel proposal for all-optical decoder based on photonic crystals," Photonic Network Communications, Vol.35, pp.335-341, 2018. [17] S. W. Dietrich, D. Goelman, C. M. Borror, and S. M. Crook, "An animated introduction to relational databases for many majors,"IEEE Transactions on Education, Vol. 58, pp.81-89, 2014. [18] S. Lin, Y.-B. Kim, and F. Lombardi, "CNTFET-based design of ternary logic gates and arithmetic circuits, " IEEE transactions on nanotechnology, Vol. 10, pp.217-225, 2009. [19] M. Mukaidono, "Regular ternary logic functions ternary logic functions suitable for treating ambiguity", IEEE transactions on computers, pp.179-183, 1986. [20] S. A. Hosseini and S. Etezadi, "A novel very lowcomplexity multi-valued logic comparator in nanoelectronics," Circuits, Systems, and Signal Processing, Vol.39: pp.223-244, 2020. [21] M. Ghelichkhan, S. A. Hosseini, and S. H. P. Komleh, "Multi-digit Binary-to-Quaternary and Quaternary-toBinary Converters and Their Applications in Nanoelectronics," Circuits, Systems, and Signal Processing, Vol.39: pp.1920-1942, 2020. [22] F. Motalebi, and S. Sayedsalehi, "Design of Low Power Full-Adder Circuit Using Quantum-dot Cellular Automata," International Journal of Industrial Electronics Control and Optimization, Vol.5, pp.99-108, 2022. [23] D. Akinwande, J. Liang, S. Chong, Y. Nishi, and H. S. P. Wong, "Analytical ballistic theory of carbon nanotube transistors: experimental validation, device physics, parameter extraction, and performance projection," Journal of Applied Physics, Vol.104, pp.1–7, 2008. [24] M. Yousefi, K. Monfaredi, Z. Moradi, "Design and Simulation of Pseudo Ternary Adder based on CNTFET, " AUT Journal of Electrical Engineering, Vol.54, pp.361- 376, 2022. [25] K. Navi, V. Foroutan, M. R. Azghadi, M. Maeen, M. Ebrahimpour, M. Kaveh, et al., "A novel low-power fulladder cell with new technique in designing logical gates based on static CMOS inverter, "Microelectronics Journal, Vol. 40, pp.1441-1448, 2009. [26] P. C. Balla and A. Antoniou, "Low power dissipation MOS ternary logic family, "IEEE Journal of Solid-State Circuits, Vol. 19, pp. 739-749, 1984. [27] J. T. Butler, Multiple-valued logic in VLSI design: IEEE Computer Society, 1991. [28] M. H. Moaiyeri, A. Doostaregan, and K. Navi, "Design of energy-efficient and robust ternary circuits for nanotechnology, " IET Circuits, Devices & Systems, Vol. 5, pp.285-296, 2011.
[29] P. Keshavarzian and K. Navi, "Universal ternary logic circuit design through carbon nanotube technology," International Journal of Nanotechnology, Vol.6, pp.942- 953, 2009. [30] R. Rajaei, and A. Amirany, "Reliable, high-performance, and nonvolatile hybrid SRAM/MRAM-based structures for reconfigurable nanoscale logic devices," Journal of Nanoelectronics and Optoelectronics, vol.13, pp.1271- 1283, 2018. [31] E. Roosta, and S.A. Hosseini, "A novel multiplexer-based quaternary full adder in nanoelectronics," Circuits, Systems, and Signal Processing, Vol.38, pp.4056-4078, 2019. [32] M. Ebrahimy, M. Gholami, H. Adarang, and R. Yosefi, "Novel robust quantum-dot cellular automata (QCA) full adder in the one-dimensional clock," International Journal of Nano Dimension, vol.13, no.4, pp.353-361, 2022. [33] Z. Wang, W. Zhao, E. Deng,J.O. Klein and C. Chappert,"Perpendicular-anisotropy magnetic tunnel junction switched by spin-Hall-assisted spin-transfer torque," Journal of Physics D: Applied Physics, Vol.48, p.065001, 2015. [34] E. Deng, Y. Zhang, W. Kang, B. Dieny, J.O. Klein, G. Prenat and W. Zhao, "Synchronous 8-bit non-volatile fulladder based on spin transfer torque magnetic tunnel junction, "IEEE Transactions on Circuits and Systems I: Regular Papers, Vol.62, pp.1757-1765, 2015. [35] M.D. Bishop, G. Hills, T. Srimani, C. Lau, D. Murphy, S. Fuller, J. Humes, A. Ratkovich, M. Nelson and M.M. Shulaker, "Fabrication of carbon nanotube field-effect transistors in commercial silicon manufacturing facilities," Nature Electronics, Vol. 3, pp.492-501, 2020. [36] M.M. Shulaker, G. Hills, R.S. Park, R.T. Howe, K. Saraswat, H.S.P Wong and S. Mitra, "Three-dimensional integration of nanotechnologies for computing and data storage on a single chip, "Nature, Vol.547(7661), pp.74- 78, 2017. [37] M. Krishna Gopi Krishna, A. Roohi, R. Zand and R.F. DeMara, "Heterogeneous energy‐sparing reconfigurable logic: spin‐based storage and CNFET‐based multiplexing, " IET Circuits, Devices & Systems, Vol. 11, no.3, pp.274- 279, 2017. [38] F. Razi, M.H. Moaiyeri, R. Rajaei and S. Mohammadi, "A variation-aware ternary Spin-Hall assisted STT-RAM based on hybrid MTJ/GAA-CNTFET logic," IEEE Transactions on Nanotechnology, Vol.18, pp.598-605, 2019. [39] A.A. Javadi, M. Morsali and M.H. Moaiyeri, "Magnetic nonvolatile flip-flops with Spin-Hall assistance for power gating in ternary systems," Journal of Computational Electronics, Vol. 19(3), pp.1175-1186, 2020. [40] A. Amirany, M.H. Moaiyeri and K. Jafari, "Process-inmemory using a magnetic-tunnel-junction synapse and a neuron based on a carbon nanotube field-effect transistor," IEEE Magnetics Letters, Vol. 10, pp.1-5, 2019. [41] P.L. McEuen, M.S. Fuhrer, and H. Park, "Single-walled carbon nanotube electronics,". IEEE transactions on nanotechnology, Vol.1, pp.78-85, 2002. [42] J. Deng, and H.-S. P. Wong, "A compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application—Part I: Model of the intrinsic channel region," IEEE Transactions on Electron Devices, Vol.54, No.12, 3186–3194, 2007. [43] J. Deng, and H.-S. P. Wong, "A compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application—Part II: Full device model and circuit per- formance benchmarking," IEEE Transactions on Electron Devi- ces, Vol.54, No.12, 3195– 3205, 2007. [44] A. Raychowdhury and K. Roy, "Carbon-nanotube-based voltage-mode multiple-valued logic design," IEEE Transactions on Nanotechnology, Vol. 4, pp.168-179, 2005. [45] F. Sharifi, M. H. Moaiyeri, and K. Navi, "A novel quaternary full-adder cell based on nanotechnology," International Journal of Modern Education and Computer Science, Vol. 7, pp.19, 2015. | ||
آمار تعداد مشاهده مقاله: 254 تعداد دریافت فایل اصل مقاله: 264 |