اخبار و اعلانات
آمار
| تعداد نشریات | 32 |
| تعداد شمارهها | 735 |
| تعداد مقالات | 7,132 |
| تعداد مشاهده مقاله | 11,584,766 |
| تعداد دریافت فایل اصل مقاله | 7,937,866 |
Design and Implementation of an N-type Integer Phase-locked Loop with Low Phase Noise and Two Output Frequencies at 1 and 4 GHz | ||
| International Journal of Industrial Electronics Control and Optimization | ||
| مقاله 3، دوره 7، شماره 1، خرداد 2024، صفحه 29-39 اصل مقاله (1.02 M) | ||
| نوع مقاله: Research Articles | ||
| شناسه دیجیتال (DOI): 10.22111/ieco.2024.46858.1505 | ||
| نویسندگان | ||
| Hamid Kazemi Karyani؛ Esmaeil Najafiaghdam* | ||
| Department of Electrical Engineering, Sahand University of Technology, Tabriz, Iran | ||
| چکیده | ||
| This article presents development and implementation of an integer N-type Phase Locked Loop (PLL) module with two output frequencies of 1 and 4 GHz, each having a phase noise better than -110dBC/Hz@10k. The structure has 0 and 10dBm power levels at 1 and 4GHz output frequencies, respectively. Having two different outputs of 1 and 4 GHz at once, in addition to the 1.1 and 4.4GHz realized by the capability included in this design in which two additional outputs can be achieved by using the pins A0 to A4 and altering their status, makes this structure a good candidate for mass production. A two-step frequency division is employed in this work. The first step is realized using the frequency divider of order 4, and the second step is implemented inside the HMC440 IC, including a PFD and a counter. Compared to typical methods, this method presents a clean output by suppressing the spurs meant to be manifested using a single-step frequency division. This PLL is constructed in discrete and modular modes and employed in transceivers’ up-converter and down-converter blocks, Satellite communications, Cable TV links (CATV), Local Area Networks (LAN), Global Positioning Systems (GPS), test equipment, digital radios, military and commercial communications. For a specific example, the 4GHz frequency is used to up-converte or down-converte the received signals, and the 1-GHz frequency is usually used for the synthesizer module clock frequency. Advanced Design System (ADS) was used in the design, and OrCAD was used in the schematic design of the PLL module. | ||
| کلیدواژهها | ||
| Phase Lock Loop؛ Phase Noise؛ Low Phase Noise؛ Spur | ||
| مراجع | ||
|
[1] C. Barrett, "Fractional/integer-N PLL basics,". Texas Instruments, 1999.
[2] A. Shamsi, "A new Mismatch cancelation for Quadrature Delta Sigma Modulator," International Journal of Industrial Electronics Control and Optimization, vol. 3, no. 2, pp. 196-204, 2020. [3] K. Shu and E. Sánchez-Sinencio,"CMOS PLL synthesizers: analysis and design". Springer Science & Business Media, Inc, 2005. [4] S. Maji and S. M. S. K. Saw, "Phase Locked Loop–A Review," in International Journal of Engineering Research & Technology (IJERT), CMRAES-Conference Proceedings, vol. 4, no. 02, 2016. [5] S. A. Maas, Nonlinear microwave and RF circuits, 2nd ed. Boston: Artech house, 2003. [6] G. Konwar and T. Bezboruah, "Studies on Phase Noise Profiles of Proportional-Integral-Derivative Controlled PLL," International Journal of Electrical and Electronic Engineering & Telecommunication, vol. 10, no. 5, September 2021. [7] T. H. Lee, "General PLL Description" in Design of Analog CMOS Integrated Circuits, 2nd ed, B. Razavi, Chapter 15, McGraw-Hill, 2001. [8] A. Chenakin, Frequency Synthesizers: Concept to Product. Artech House, 2011. [9] J. P. Chaudhari et al., "Highly stable signal generation in microwave interferometer using PLLs," Fusion Engineering and Design, vol. 161, p. 111993, 2020. [10] A. B. Carlson and P. B. Crilly, "Communication Systems, 5e," ed, New York, United States: McGraw-Hill, 2010. [11] R. Bureau, International Telecommunication Union (ITU), Handbook: Spectrum Monitoring, Radiocommunication Bureau, 2011. [12] D. Banerjee, PLL performance, simulation and design, 5th ed. Dog Ear Publishing, 2017. [13] L. Kong and B. Razavi, "A 2.4 GHz 4 mW integer-N inductorless RF synthesizer," IEEE Journal of SolidState Circuits, vol. 51, no. 3, pp. 626-635, 2016. [14] P. Rajalingam, S. Jayakumar, and S. Routray, "Design and analysis of radiation-tolerant high frequency voltage controlled oscillator for PLL applications," AEUInternational Journal of Electronics and Communications, vol. 131, p. 153543, 2021. [15] J. K. Ravia, M. V. Shah, H. Gupta, S. Mehta, and A. R. Chowdhury, "Wide range-low jitter PLL design for serializer," Microsystem Technologies, vol. 23, no. 3, pp. 583-591, 2017. [16] H. Ma, X. Tang, F. Xiao, and X. Zhang, "Phase noise analysis and estimate of millimeter wave PLL frequency synthesizer," International journal of infrared and millimeter waves, vol. 26, no. 2, pp. 271-278, 2005. [17] X. Li, J. Zhang, Y. Zhang, W. Wang, H. Liu, and C. Lu, "A 5.7–6.0 GHz CMOS PLL with low phase noise and−68 dBc reference spur," AEU-International Journal of Electronics and Communications, vol. 85, pp. 23-31, 2018. [18] A. Koithyar and T. Ramesh, "Integer-N charge pump phase locked loop with reduced current mismatch," in 2017 IEEE International Conference on Wireless Communications, Signal Processing and Networking (WiSPNET), 2017, pp. 650-653. [19] G. Jeon, K. K. Kim, and Y.-B. Kim, "A low jitter PLL design using active loop filter and low-dropout regulator for supply regulation," in 2015 IEEE International SoC Design Conference (ISOCC), 2015, pp. 223-224. [20] K. Holladay, "Design a PLL for a specific loop bandwidth," EDN, vol. 45, no. 21, pp. 173-175, 2000. [21] J. K. Sahani, A. Singh, and A. Agarwal, "A fast locking and low jitter hybrid ADPLL architecture with bang bang PFD and PVT calibrated flash TDC," AEU-International Journal of Electronics and Communications, vol. 124, p. 153344, 2020. [22] S. Kazeminia, K. Hadidi, and A. Khoei, "A wide-range low-jitter PLL based on fast-response VCO and simplified straightforward methodology of loop stabilization in integer-N PLLs," Journal of Circuits, Systems and Computers, vol. 24,no. 07, p. 1550104, 2015. [23] M. K. M. Ali and O. Hashemipour, "Fast locking technique for phase locked loop based on phase error cancellation," AEU-International Journal of Electronics and Communications, vol. 109, pp. 99-106, 2019. [24] N. O. Adesina, A. Srivastava, M. A. U. Khan, and J. Xu, "Phase Noise and Jitter Measurements in SEU-Hardened CMOS Phase Locked Loop Design," in 2021 IEEE International IOT, Electronics and Mechatronics Conference (IEMTRONICS), 2021, pp. 1-6. [25] S. Salem, M. Saneei, and D. Abbasi-Moghadam, "Evaluation of multi-level Bang–Bang phase detector with metastability effect using Markov chain," Microelectronics Journal, vol. 115, p. 105169, 2021. [26] U. Nanda, D. P. Acharya, and S. K. Patra, "Design of an efficient phase frequency detector to reduce blind zone in a PLL," Microsystem Technologies, vol. 23, no. 3, pp. 533-539, 2017. [27] M. K. Hati and T. K. Bhattacharyya, "Phase noise analysis of proposed PFD and CP switching circuit and its advantages over various PFD/CP switching circuits in phase-locked loops," Integration,vol63,pp.115-129, 2018. [28] J. P. Silver, "PLL Theory Tutorial," RFIC Company., UK., Report, Available: www.rfic.co.uk
[29] S. Kılınç, G. Karabulut, İ. Topallı, and A. Topallı, "Synthesis of active-RC filters using genetic algorithms," AEU-International Journal of Electronics and Communications, vol. 134, p. 153684, 2021. [30] G. Souliotis, "0.8 V PLL-based automatic frequency tuning system for current-mode filters," AEUInternational Journal of Electronics and Communications, vol. 67, no. 1, pp. 10-19, 2013. [31] L. Xiu, W.-T. Lin, and T.-T. Lee,"Flying-adder fractional divider based integer-N PLL: 2nd generation FAPLL as on-chip frequency generator for SoC," IEEE journal of solid-state circuits, vol. 48, no. 2, pp. 441-455, 2012. [32] A. M. Abdul and U. R. Nelakuditi, "A Linearized Charge Pump for Power and Phase Noise Efficient Fractional-N PLL Design," in 2021 5th International Conference on Trends in Electronics and Informatics (ICOEI), 2021, pp. 1162-1165. [33] H. R. Erfani-Jazi and N. Ghaderi, "A divider-less, high speed and wide locking range phase locked loop," AEUInternational Journal of Electronics and Communications, vol. 69, no. 4, pp. 722-729, 2015. [34] Z. Berber,S. Kameche, and E.Benkhelifa,"High tolerance of charge pump leakage current in Integer-N PLL frequency synthesizer for 5G networks," Simulation Modelling Practice and Theory,vol.95, pp. 134-147, 2019. [35] Analog Devices, " SMT GaAs HBT MMIC DIVIDEBY-4, DC - 13 GHz ," hmc365s8g datasheet, v05.1119, Available: www.analog.com [36] Hittite, " 2.8 GHz INTEGER-N SYNTHESIZER (N = 2 - 32)," hmc440qs16g, datasheet, v03.0808, Available: www.hittite.com [37] Z-Communications, " Voltage-Controlled Oscillator Surface Mount Module," CRO3956A-LF datasheet, Rev C3 , Available: www.zcomm.com [38] Skyworks Solutions, " InGaP Cascadable Amplifier LF–6 GHz," SKY65017-70LF datasheet, Rev D, August 15, 2007, Available: www.skyworksinc.com [39] RFMD Devices, "50MHz to 6000MHz Cascadable Active Bias InGaP HBT MMIC Amplifier," SBB4089ZDS datasheet, 2012. Available: customerservice@rfmd.com [40] Texas Instruments, "1.1nV/√Hz Noise, Low Power, Precision Operational Amplifier in Small DFN-8 Packag," opa211 datasheet, May. 2009, Available: www.ti.com [41] F. Lei and M. H. White, "A low noise, inductor-less, integer-N RF synthesizer using phase-locked loop with reference injection (PLL-RI)," in 2017 IEEE 60th International Midwest Symposium on Circuits and Systems (MWSCAS), 2017, pp. 357-360. [42] D. Biswas, G. Javed, and K. Reddy, "5‐GHz integer‐N PLL with spur reduction sampler," Electronics Letters, vol. 55, no. 23, pp. 1217-1220, 2019. [43] Fairview Microwave, "4 GHz phse Locked Oscillator, 100 MHz External Ref., Phase Noise -110 dBc/Hz and SMA", FMXC7008 datasheet, 2020, Available: www.fairviewmicrowave.com [44] Microwave Dynamics, " Dual Loop PLO-4200 Series Dual Loop PLDRO With 10 MHz EXT Ref.," PLO-4200 datasheet, 2019, Available: www.microwavedynamics.com [45] Peregrine Semiconductor Corp., "Integer-N PLL Frequency Synthesizer PE97240, 4 GHz and 5 GHz Integer-N PLL for Low Phase Noise Space Applications ," PE97240 datasheet, 2015. [46] Peregrine Semiconductor Corp., "PD PLL Loop Filter Calculator and Phase Noise Estimator", Available: www.psemi.com [47] MI WAVE, "4 GHz phse Locked Oscillator, 100 MHz External Ref., Phase Noise -110 dBc/Hz and SMA," FMXC7008 datasheet, Available: www.miwv.com [48] Raditek Inc."products". Available: www.raditek.com [49] Z-Communication, "9 GHz phse Locked Oscillator, 100 MHz External Ref., Phase Noise -110 dBc/Hz," PLOFSG9000LX datasheet, Available: www.store.zcomm.com [50] Lotus Communication Systems, " products," Available: www.lotussys.com | ||
|
آمار تعداد مشاهده مقاله: 234 تعداد دریافت فایل اصل مقاله: 264 |
||